[1]
Ho Khanh Lam, Du Dinh Vien, Vu Ngoc Hung, Nguyen Duy Viet, and Pham Van Hai, “EVALUATING PERFORMANCE OF CHIP MULTI-CORE WITH CACHE LEVEL”, jst, vol. 14, pp. 68-74, Jul. 2017.